At what specific times in the pulse diagram does the final output assume the input's state? How does this behavior differ from the normal response of a D-type latch?
uploaded by (dinesh)
Tuesday, September 14, 2010
QUESTION 4
Determine the final output states over time for the following circuit, built from D-type gated latches:
At what specific times in the pulse diagram does the final output assume the input's state? How does this behavior differ from the normal response of a D-type latch?
uploaded by (dinesh)
At what specific times in the pulse diagram does the final output assume the input's state? How does this behavior differ from the normal response of a D-type latch?
uploaded by (dinesh)
Subscribe to:
Post Comments (Atom)
This comment has been removed by the author.
ReplyDelete